Sie haben Javascript deaktiviert!
Sie haben versucht eine Funktion zu nutzen, die nur mit Javascript möglich ist. Um sämtliche Funktionalitäten unserer Internetseite zu nutzen, aktivieren Sie bitte Javascript in Ihrem Browser.

Show image information

COCONUT - A COrrect-by-CONstrUcTion Workbench for Design and Verification of Embedded Systems

Design and verification of modern embedded platforms are two highly related problems which are still mainly addressed by using unrelated methodologies. This effectively reduces development productivity and complicates achieving predictable system properties. 

The COCONUT project thus focuses on the definition of a formal framework based on a tight integration of design and verification through all refinement steps of an embedded platform design flow, from specifications to logic synthesis and software compilation. In particular, it is intended to propose a modeling and verification flow to enhance and speed-up embedded platform design and configuration with particular regard to application fields related to mixed continuous/discrete models, like for example networked multimedia and sensor network managing. 

In this context, the main activities of COCONUT will be related to the definition of innovative methodologies and tools to:

  • define and validate properties that represent the design specification;
  • automatically synthesize properties into code;
  • map models between hybrid and discrete domains;
  • provide correct-by-construction abstraction/refinement processes;
  • perform post-refinement verification.

Such activities will be implemented in a set of tools working on more than one abstraction level whose correctness will be formally proved. The reference platform to apply and validate the COCONUT flow will be FAUST with a couple of software defined radio applications. 

As one of the university partners C-LAB will focus on improving methods and tools for real-time operating systems (RTOS) SW abstraction and refinement, e.g. abstract simulations and scheduling refinement. Furthermore, C-LAB will investigate the definition and synthesis of RTOS properties.

Project funded by: EU
Project duration: 01/2008 bis 06/2010

Project partners: 

AeriLogic (FR), CEA-LETI (FR), EDAlab (IT), Graz University of Technology (AT), SpringSoft (FR), University College Dublin (IE), FBK-irst (IT), University of Southhampton (UK), University of Paderborn (DE), Verona University (IT)


Dr. Wolfgang Müller, C-LAB